The commercial adoption of GaN-on-Si light emitting diode (LED) chip technology is lagging behind incumbent sapphire substrates due to significantly longer growth time and poorer crystalline quality. To address these challenges, we report on the growth of high-quality crack-free InGaN/GaN LED structure on 150 mm Si (111) substrate using thin buffer layer technology. The total epilayer thickness is only 3.75 µm, offering significant growth time savings and faster manufacturing process throughput. A SiN x interlayer is inserted in the buffer layer to promote lateral overgrowth and improve material quality, resulting in full width at half maximum <0002> and <10-12> of 380 and 390 arcsec, respectively. Reducing dislocation density and optimizing KOH roughening of the n-GaN layer is found to be critical toward improving device performance. The devices were processed as 1 × 1 mm 2 vertical thin film dies and mounted into a conventional 3535 package with silicone dome lens. The result is a light output power of 563 mW and an operating voltage of 3.05 V, corresponding to a wall-plug-efficiency of 52.7% when driven at 350 mA. These results attest the feasibility of thin buffer GaN-on-Si technology for solid state lighting applications.
I. INTRODUCTION
The rapid growth of the light emitting diode (LED) industry have seen the focus gradually shifting towards reducing manufacturing costs. GaN-on-Si technology offers tremendous potential to unlock cost savings for high volume manufacturing, in terms of wafer size scalability and compatibility with semi-automated CMOS manufacturing processes. In addition, the increasing popularity of wafer level packaged LEDs goes hand-in-hand with the intrinsic GaN-on-Si advantages. The cost benefits of GaN-on-Si is well documented, and various costs analysis have suggested a potential cost savings of 40% -60% at die level for GaN-on-Si over incumbent sapphire technology [1] , [2] .
Despite its inherent benefits, there are several technical challenges associated with growth of GaN-on-Si. The first issue relates to the large lattice constant mismatch (-17%) between GaN and Si, which leads to higher dislocation density and subsequently reduced internal quantum efficiency (IQE). The second issue is the large mismatch in thermal expansion coefficient (+115%) between GaN and the Si (111) substrate. This results in significant tensile stress being induced upon wafer cooldown, leading to wafer cracking if proper strain management layers are not in place. In contrast, the thermal expansion mismatch for sapphire is -34%, which instead results in compressive wafer bow upon cooldown, thus cracking is less of an issue. The third issue is meltback etching [3] , which occurs when Ga reacts with silicon to form 3D defects, particularly at wafer edges and subsequently causing poor wafer processing yield.
To mitigate wafer cracking, various methods of strain management have been proposed, such as Al(Ga)N-based interlayers [4] - [6] , patterned Si substrate [7] - [9] , graded AlGaN buffer layers [10] - [12] , and Al(Ga)N/GaN superlattice buffer layers [13] , [14] . Among these methods, the most popular choice has been Al(Ga)N-based interlayers, which are used to compensate tensile thermal stress to obtain crack-free GaN layers [15] . The strain compensation structure typically consists of 2 to 4 pairs of low temperature 10 -20 nm thick AlGaN interlayer grown between 750 • C to 850 • C and followed by ∼ 500 -800 nm thick GaN layer grown at ∼ 1000 • C. Using this technology, Nunoue et al. [16] reported an output power of 641 mW at 350 mA for a 1.21 mm 2 die at a dominant wavelength of 449 nm, while Hahn et al. [17] reported external quantum efficiency (EQE) values approaching 65%. However, the need for purpose-built strain management layers result in a significantly thicker 6 -8 µm thick epilayer, compared to ∼ 4 -5 µm for sapphire-based LEDs. In addition, the cooling down and heating up temperature cycling required for low temperature Al(Ga)N interlayer also increases growth time. Both the thicker epilayer and growth temperature cycling results is an increase in epitaxy growth time and consequently higher manufacturing costs and longer process throughput over incumbent sapphire technology [18] . For a thin-film LED, the device processing steps for a GaN-on-Si epitaxial wafer is almost identical to its sapphire counterpart, the only difference is the former requiring the host substrate to be removed using a chemical mechanical process and the latter using a laser lift-off process. Thus, the ability to reduce total epilayer thickness and growth time while maintaining high material quality will be the important towards enabling the large-scale adoption of GaN-on-Si technology.
In this study, we discuss key learnings and the manufacturability elements towards realizing high brightness, highly uniform and crack-free InGaN/GaN based LED structures with thin buffer layers on Si substrates.
II. EXPERIMENTAL DETAILS
The LED wafers were grown on 150 mm Si (111) substrates by metal organic chemical vapor deposition (MOCVD) in a multi-wafer reactor. The Si substrate thickness is 1 mm. Trimethygallium (TMGa), triethylgallium (TEGa), trimethylindium (TMIn), trimetylaluminium (TMAl) and ammonia (NH3) are used as the precursors, and silane (SiH4) and bis-cyclopentadienyl-magnesium (Cp2Mg) as the n-type and p-type dopants respectively. Fig. 1(a) shows the schematic diagram of the GaN-on-Si LED structure and Fig. 1(b) is the scanning electron micrograph (SEM) image of the epiwafer cross section showing the total epilayer thickness. The growth begins with a Si oxide thermal clean and is followed by a 200 nm thick AlN nucleation layer and a 600 nm thick graded AlGaN buffer layer. An 800 nm thick unintentionally doped (UID) GaN layer is followed which acts as a recovery layer from the highly defective AlGaN buffer layers. Slow growth rate is found to be critical towards improving the material quality which has a subsequent impact on XRD <102> values. A SiN x interlayer is then formed to promote lateral overgrowth by growth mode modulation which reduces threading dislocation density (TDD) [19] . Increasing the SiN x coverage by either prolonging growth time or increasing SiH 4 flow rate can reduce TDD further but at the expense of increased tensile strain and thus more susceptible to cracking. The structure is followed by a thin UID GaN layer and 1.8 µm of heavily Si-doped n-GaN is grown thereon. Note that the entire buffer layer is grown at a relatively constant growth temperature without the need of growth temperature cycling. The device structure is then completed with an LED active layer consisting of 20 pairs of InGaN/GaN short period superlattice structure (SPSL), 4 pairs of InGaN/GaN multiple quantum wells (MQW), a p-AlGaN electron blocking layer (EBL), a p-GaN layer and a heavily doped p + -GaN contact layer. The X-ray rocking curve (XRD) full width at half maximum (FWHM) for <0002> and <10-12> reflections are 380 arcsec and 390 arcsec, respectively. Etch pit density measurements based on atomic force microscopy (AFM) on top of the n-GaN surface reveal a threading dislocation density of ∼5×10 8 cm −2 . The opening of the threading dislocations then leads to the formation of V-pits starting from growth of the InGaN/GaN superlattice [20] .
The epitaxial wafer is then processed into a vertical 1 × 1 mm 2 thin-film LED structure and the device layout is shown in Fig. 1(c) . The p-electrode consists of a thin Ni contact and a highly reflective Ag-based mirror formed adjacent to it. The n-electrode is formed on Ga-face n-GaN and consists of Ti/Al contacts. To improve current spreading, an additional thicker Ti/Al electrode is formed directly above the n-electrode and is connected together through a series of small vias. Further description of this architecture will be reported elsewhere. The epitaxial wafer is then bonded onto a Si handle wafer for mechanical support. Wafer bonding is achieved using AuSn solder and TiW as the barrier layer. The host silicon substrate is removed using a combination of chemical mechanical polishing and wet etching. The AlN and AlGaN buffer layers are then removed using inductively coupled plasma (ICP) etch and the n-GaN surface is roughened using KOH to improve light extraction efficiency (LEE).
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III. RESULTS AND DISCUSSION
Fig . 2 shows the light output power (LOP) as a function of wavelength for wafers with different levels of TDD. The TDD is measured on the n-GaN layer immediately before the superlattice. As the dislocation density is reduced threefold to 5 × 10 8 cm −2 from 1.5 × 10 9 cm −2 , the IQE of the LEDs is enhanced. From Fig. 2 , the LOP is increased by 20%. Further reduction in TDD is found to have only a marginal impact on IQE. The introduction of a short period superlattice structure is found to reduce the strain in the QWs and subsequently improve IQE, but the InGaN underlayer also leads to the creation of V-pits, which increases in size with increasing thickness. The size and quantity of the V-pits must be controlled, as it may lead to a reduction in effective emitting area and thus essentially operating the LEDs at a higher than expected current density. Therefore, ensuring step flow morphology in the quantum barriers (QB) and EBL are also critical for achieving high IQE. From Fig. 3 , AFM measurement on top of the p-AlGaN EBL reveals a V-pit density of ∼3.3 × 10 8 cm −2 , with a V-pit diameter of ∼100 nm. The size of the V-pit is found to affect the magnitude of leakage currents [21] . Growing both the superlattice and quantum well GaN barriers in partial H 2 ambient is found to be effective in reducing the V-pit size and density. Effective doping of the p-EBL is also a critical factor for IQE. Based on high resolution secondary ion mass spectroscopy (SIMS) analysis, Mg incorporation is found to be higher and with a faster turn-on rate when the EBL is grown in N 2 atmosphere. The EBL can also be grown under H 2 atmosphere, which is more effective in improving surface roughness but at the expense of poorer Mg incorporation and higher background carbon level. In this study, growing 
FIGURE 4. SEM images of the wafers with various KOH etching time of (a) 120s, (b) 360s and (c) 600s, respectively.
the EBL under N 2 ambient is found to be more effective in improving hole injection, and subsequently higher IQE. Increasing light extraction efficiency (LEE) is essential towards achieving high external quantum efficiency (EQE). This can be achieved by having very high reflectivity p-electrode as the mirror, minimizing the amount of light absorption from interaction with metal electrodes, and a well roughened n-GaN surface for good LEE. In Fig. 4 , the SEM image of the crystallographic roughened n-GaN surface is shown as a function of KOH etch-time. The KOH bath temperature is kept at 80 • C and constantly agitated throughout the experiment. The peak-to-valley roughness gradually increases with increasing KOH etch-time from 120s to 600s, but is plateau-ed beyond this. From Fig. 5 , the LOP of a bare LED die improves by 14% when the peak-to-valley roughness increases from 320 nm to 1500 nm. This result demonstrates the importance of having a well roughened n-GaN surface towards achieving high brightness LEDs. extraction efficiency. The dome lens has 1.2 mm curvature radius in order to eliminate most of the total internal reflections (TIR) that could occur at the dome/air interface, and also allows to minimize Fresnel back-reflections (down to ∼5%). As a result, LOP increases to 563 mW in dome lens and this translates to a wall plug efficiency (WPE) of 52.7% at 35 A/cm 2 . As a comparison, the performance of state of the art sapphire-based LED with similar configuration would have an output power of 600 -630 mW [22] . Reducing operating current density to 10 A/cm 2 will increase WPE up to 64% due to a reduction in efficiency droop [23] . These levels of performance are considered sufficient for general lighting applications. Fig. 7 illustrates the hot cold factor of the dies, which is the ratio of light output power at 90 • C and 20 • C. This is a critical figure of merit as it translates to the amount of light delivered at typical steady state operating conditions as opposed to test conditions. The so-called 'thermal droop' is usually attributed to recombination with defect levels (Shockley Read Hall) and is dependent on the level of threading dislocation density in the material. From the graph, a hot cold factor of 0.94 is achieved, which is on par with Tier-1 LEDs on sapphire substrate.
The manufacturability for the technology will be discussed in this section. During epitaxy growth at ∼ 1000 • C, the GaN-on-Si wafer will be under convex bow, which then inverts to concave bow upon cooldown to room temperature, due to the differences in thermal expansion coefficient between GaN and Silicon. By strain engineering the in-situ curvature during growth, a final wafer bow of 0 ± 10 µm can be achieved (Fig. 8) . Device processing is performed in a wafer fab which used to be a depreciated CMOS manufacturing line. This facility allows the use of systems such as cassette-to-cassette wafer handling and semi-automated stepper lithography which greatly improves process throughput. Having a relatively flat wafer bow as shown in Fig. 8 is a requirement towards the use of stepper lithography system. The use of GaN-on-Si technology platform may also enable silicon enhanced functionality features to be integrated with the LED, such as bipolar transistors, zener diodes and silicon photodiodes. From Fig. 8 , the electroluminescence (EL) wavelength standard deviation of ∼ 2.0±0.5 nm is achieved when plotted over a range of 300 wafers at a mean wavelength of 455 nm. Statistically, this translates to 80% and 95% of the dies within a 5 nm and 8 nm bin range respectively. This is a significant result as LED die binning and sorting is a major cost and throughput overhead, and this technology paves way for reduced binning and improved manufacturing yield. The inset of Fig. 8 shows the probability plot of the reverse leakage current (I R ) at −5 V, with 460 VOLUME 3, NO. 6, NOVEMBER 2015 over 95% of devices with I R less than 0.1 µA, and thus improving device reliability.
IV. CONCLUSION
We have demonstrated the capability of achieving crack-free high crystalline quality material using thin buffer layer technology with a total epilayer thickness of only 3.75 µm. This structure is significantly thinner over conventional Al(Ga)N interlayer-based GaN-on-Si structure which is typically 6 -8 µm thick, which leads to longer growth time and slower process throughput. The results suggest that the use of Al(Ga)N-interlayer as strain management may not be necessary and a well-engineered AlN nucleation and AlGaN buffer layer itself is sufficient to achieve high quality and crack free material. Devices with wall plug efficiency of 52.7% and 64% are achieved at an operating current density of 35 A/cm 2 and 10 A/cm 2 respectively, in addition to hot/cold factors of 0.94. Further improvements to device epitaxy and processing architecture are still warranted in order to compete with existing sapphire and SiC technology. Key features towards enabling high IQE and LEE is discussed and well controlled strain engineering enables EL wavelength uniformity of 2.0 nm and room temperature wafer bow of 0 ± 10 µm.
To the best of our knowledge, these results represents the first general lighting class high brightness GaN-on-Si LEDs using thin buffer layer technology. The technology enables faster epitaxy process throughput and reduced manufacturing costs, while the manufacturability results attests its feasibility as a potential replacement of incumbent sapphire technology.
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